
Features

- Advanced, High-speed Programmable Logic Device Superset of 22V10
 - Improved Performance 7.5 ns t_{PD}, 95 MHz External Operation
 - Enhanced Logic Flexibility
 - Backward Compatible with ATV750(L) Software and Hardware
- New Flip-flop Features
 - D- or T-type
 - Product Term or Direct Input Pin Clocking
- High-speed Erasable Programmable Logic Devices
 - 7.5 ns Maximum Pin-to-pin Delay

Device	I _{CC} , Standby
ATV750B	125 mA
ATV750BL	15 mA

- Highest Density Programmable Logic Available in a 24-pin Package
- Increased Logic Flexibility
 - 42 Array Inputs, 20 Sum Terms and 20 Flip-flops
- Enhanced Output Logic Flexibility
 - All 20 Flip-flops Feed Back Internally
 - 10 Flip-flops are Also Available as Outputs
- Full Military, Commercial and Industrial Temperature Ranges

Logic Diagram



Description

The ATV750B(L) is twice as powerful as most other 24-pin programmable logic devices. Increased product terms, sum terms, flip-flops and output logic configurations translate into more usable gates. High-speed logic and uniform, predictable delays guarantee fast in-system performance.

Pin Configurations

Pin Name	Function
CLK	Clock
IN	Logic Inputs
I/O	Bi-directional Buffers
*	No Internal Connection
V _{CC}	+5V Supply



			1				z					
CLK/IN □	1	24	□ vcc		_	z	子		200	Q	Q	
IN 🗆	2	23	□ I/O		=	=	0	*	_	$\stackrel{>}{\vdash}$	<u> </u>	
IN 🗆	3	22	□ I/O		<u> </u> 4	က	0	-	28	27	56]
IN□	4	21	□ I/O	IN 🗆	5			0	· ·	· ·	``25	□ I/O
IN 🗆	5	20	□ I/O	IN 🗆	6						24	□ I/O
IN 🗆	6	19	□ 1/0	IN 🗆	7						23	□ I/O
IN 🗆	7	18	□ I/O	* 🗆	8						22	Þ *
IN 🗆	8	17	□ I/O	IN 🗆	9						21	<u></u> □ 1/0
IN 🗆	9	16	□ I/O	IN 🗆	10						20	<u></u> □ 1/0
IN 🗆	10	15	□ I/O	IN 🗆	11	8	4	ıo	co	7	∞19	<u></u> □ 1/0
IN 🗆	11	14	□ I/O		F	÷	÷	=	÷	-	~]
GND □	12	13	□IN		z	Z		*	Z	0	Q	
					_	_	GND		_	≤	>	

PLCC/LCC



High-speed UV Erasable Programmable Logic Device

ATV750B ATV750BL

Commercial, industrial, and military versions are obsolete. Please use ATF750C.

Rev. 0301J-07/07





Each of the ATV750B(L) 22 logic pins can be used as an input. Ten of these can be used as inputs, outputs or bi-directional I/O pins. Each flip-flop is individually configurable as either D-or T-type. Each flip-flop output is fed back into the array independently. This allows burying of all the sum terms and flip-flops.

There are 171 total product terms available. A variable format is used to assign between four to eight product terms per sum term. There are two sum terms per output, providing added flexibility. Much more logic can be replaced by this device than by any other 24-pin PLD. With 20 sum terms and flip-flops, complex state machines are easily implemented with logic to spare.

Product terms provide individual clocks and asynchronous resets for each flip-flop. Each flip-flop may also be individually configured to have direct input pin controlled clocking. Each output has its own enable product term. One product term provides a common synchronous preset for all flip-flops. Register preload functions are provided to simplify testing. All registers automatically reset upon power-up.

The ATV750BL is a low-power device with speeds as fast as 15 ns. The ATV750BL provides the optimum low-power PLD solution, with full CMOS output levels. This device significantly reduces total system power, thereby allowing battery-powered operation.

Absolute Maximum Ratings*

Temperature Under Bias	55°C to +125°C
Storage Temperature	65°C to +150°C
Voltage on Any Pin with Respect to Ground	2.0V to +7.0V ⁽¹⁾
Voltage on Input Pins with Respect to Ground During Programming	2.0V to +14.0V ⁽¹⁾
Programming Voltage with Respect to Ground	2.0V to +14.0V ⁽¹⁾
Integrated UV Erase Dose	7258 W•sec/cm ²

*NOTICE:


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note:


1. Minimum voltage is -0.6V DC which may undershoot to -2.0V for pulses of less than 20 ns.Maximum output pin voltage is $V_{\rm CC}$ + 0.75V DC which may overshoot to +7.0V for pulses of less than 20 ns.

Logic Options


Combinatorial Output



Registered Output



Clock Mux



Output Options



DC and AC Operating Conditions⁽¹⁾

	Commercial -7, -10, -15	Commercial -25	Industrial	Military
Operating Temperature	0°C - 70°C (Ambient)	0°C - 70°C (Ambient)	-40°C - 85°C (Ambient)	-55°C - 125°C (Case)
V _{CC} Power Supply	5V ± 5%	5V ± 10%	5V ± 10%	5V ± 10%

Note: 1. See ordering information for valid speed and temperature combination.




DC Characteristics

Symbol	Parameter	Condition			Min	Тур	Max	Units
I _{LI}	Input Load Current	$V_{IN} = -0.1V$ to V_{CC}	+ 1V				10	μΑ
I _{LO}	Output Leakage Current	$V_{OUT} = -0.1V \text{ to } V_0$	_{CC} + 0.1V				10	μА
				Com.		125	180	mA
			B-7, -10	Ind., Mil.		125	190	mA
				Com.		125	180	mA
			B-15, -25	Ind., Mil.		125	190	mA
	Power Supply	$V_{CC} = MAX,$ $V_{IN} = MAX,$		Com.		15	30	mA
I _{CC}	Current, Standby	Outputs Open	BL-15	Ind., Mil.		15	30	mA
I _{OS} ⁽¹⁾	Output Short Circuit Current	V _{OUT} = 0.5V					-120	mA
V _{IL}	Input Low Voltage	$4.5 \le V_{CC} \le 5.5V$			-0.6		0.8	V
V _{IH}	Input High Voltage				2.0		V _{CC} + 0.75	V
			I _{OL} = 16 mA	Com., Ind.			0.5	V
	Output Low	$V_{IN} = V_{IH} \text{ or } V_{IL},$	I _{OL} = 12 mA	Mil.			0.5	V
V_{OL}	Voltage	$V_{CC} = MIN$	I _{OL} = 24 mA	Com.			0.8	V
	Output High	$V_{IN} = V_{IH} \text{ or } V_{IL}$	I _{OH} = -100 μA	I .	V _{CC} - 0.3			V
V_{OH}	Voltage	$V_{IN} = V_{IH} O I V_{IL},$ $V_{CC} = MIN$	I _{OH} = -4.0 mA		2.4			V

Note: 1. Not more than one output at a time should be shorted. Duration of short circuit test should not exceed 30 sec.

Input Test Waveforms and Measurement Levels




 t_R , $t_F < 3$ ns (10% to 90%)

Output Test Load

R = 100 (167 MIL.)
$$C_{L} = 50 \text{ pF}$$

AC Waveforms, Product Term Clock⁽¹⁾



Note: 1. Timing measurement reference is 1.5V. Input AC driving levels are 0.0V and 3.0V, unless otherwise specified.

AC Characteristics, Product Term Clock⁽¹⁾


			-7	-	10	B/E	3L-15	B/B	L-25		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units	
t _{PD}	Input or Feedback to Non-Registered Output		7.5		10		15		25	ns	
$t_{\sf EA}$	Input to Output Enable		7.5		10		15		25	ns	
t _{ER}	Input to Output Disable		7.5		10		15		25	ns	
t _{CO}	Clock to Output	3	7.5	4	10	5	12	6	20	ns	
t _{CF}	Clock to Feedback	1	5	4	7.5	5	9	5	10	ns	
t _S	Input Setup Time	3		4		8/12		14		ns	
t _{SF}	Feedback Setup Time	3		4		7		7		ns	
t _H	Hold Time	1		2		5/7		5/7		ns	
t _P	Clock Period	7		11		14		17		ns	
t _W	Clock Width	3.5		5.5		7		8.5		ns	
f _{MAX}	External Feedback 1/(t _S +t _{CO})		95		71		50/41		29	MHz	
	Internal Feedback 1/(t _{SF} +t _{CF})		125		86		62		58	MHz	
	No Feedback 1/(t _P)		142		90		71		58	MHz	
t _{AW}	Asynchronous Reset Width	5		10		15		20		ns	
t _{AR}	Asynchronous Reset Recovery Time	3		10		15		20		ns	
t _{AP}	Asynchronous Reset to Registered Output Reset		8		12		15		25	ns	
t _{SP}	Setup Time, Synchronous Preset	4		7		8		15		ns	

Note: 1. See ordering information for valid part numbers.





AC Waveforms, Input Pin Clock⁽¹⁾




Note: 1. Timing measurement reference is 1.5V. Input AC driving levels are 0.0V and 3.0V, unless otherwise specified.

AC Characteristics, Input Pin Clock

			-7 -10		B/BL -15		B/BL -25			
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units
t _{PD}	Input or Feedback to Non-Registered Output		7.5		10		15		25	ns
t _{EA}	Input to Output Enable		7.5		10		15		25	ns
t _{ER}	Input to Output Disable		7.5		10		15		25	ns
t _{cos}	Clock to Output	0	6.5	0	7	0	10	0	12	ns
t _{CFS}	Clock to Feedback	0	3.5	0	5	0	5.5	0	7	ns
t _{SS}	Input Setup Time	4		6.5		8/12.5		9/15		ns
t _{SFS}	Feedback Setup Time	4		5		7		9		ns
t _{HS}	Hold Time	0		0		0		0		ns
t _{PS}	Clock Period	7		10		12		16		ns
t _{WS}	Clock Width	3.5		5		6		8		ns
f _{MAXS}	External Feedback 1/(t _{SS} +t _{COS})		95		74		55/44		48/37	MHz
	Internal Feedback 1/(t _{SFS} +t _{CFS})		133		100		80		62	MHz
	No Feedback 1/(t _{PS})		142		100		83		62	MHz
t _{AW}	Asynchronous Reset Width	5		10		15		20		ns
t _{ARS}	Asynchronous Reset Recovery Time	5		10		15		25		ns
t _{AP}	Asynchronous Reset to Registered Output Reset		8		10		15		25	ns
t _{SPS}	Setup Time, Synchronous Preset	5		5/9		11		15		ns


Functional Logic Diagram ATV750B, Upper Half








Functional Logic Diagram ATV750B, Lower Half



Preload of Registered Outputs

The ATV750B(L) registers are provided with circuitry to allow loading of each register asynchronously with either a high or a low. This feature will simplify testing since any state can be forced into the registers to control test sequencing. A V_{IH} level on the I/O pin will force the register high; a V_{IL} will force it low, independent of the output polarity. The PRELOAD state is entered by placing a 10.25V to 10.75V signal on pin 8 on DIPs, and lead 10 on SMDs. When the clock term is pulsed high, the data on the I/O pins is placed into the register chosen by the Select Pin.



Level Forced on Registered Output Pin during PRELOAD Cycle	Select Pin State	Register #0 State after Cycle	Register #1 State after Cycle
V _{IH}	Low	High	X
V _{IL}	Low	Low	X
V _{IH}	High	X	High
V _{IL}	High	X	Low






Power-up Reset

The registers in the ATV750B(L) is designed to reset during power-up. At a point delayed slightly from V_{CC} crossing V_{RST} , all registers will be reset to the low state. The output state will depend on the polarity of the output buffer.

This feature is critical for state machine initialization. However, due to the asynchronous nature of reset and the uncertainty of how V_{CC} actually rises in the system, the following conditions are required:

- 1. The V_{CC} rise must be monotonic,
- 2. After reset occurs, all input and feedback setup times must be met before driving the clock terms or pin high, and
- 3. The clock pin, or signals from which clock terms are derived, must remain stable during t_{PR} .



Parameter	Description	Тур	Max	Units
t _{PR}	Power-up Reset Time	600	1000	ns
V _{RST}	Power-up Reset Voltage	3.8	4.5	V

Pin Capacitance

 $f = 1 \text{ MHz}, T = 25^{\circ}C^{(1)}$

	Тур	Max	Units	Conditions
C _{IN}	5	8	pF	$V_{IN} = 0V$
C _{OUT}	6	8	pF	V _{OUT} = 0V

Using the ATV750B(L) Many Advanced Features

The ATV750B(L) advanced flexibility packs more usable gates into 24-pins than any other logic device. The ATV750B(L) starts with the popular 22V10 architecture, and add several enhanced features:

- Selectable D- and T-type Registers Each ATV750B flip-flop can be individually
 configured as either D- or T-type. Using the T-type configuration, JK and SR flip-flops are
 also easily created. These options allow more efficient product term usage.
- Selectable Asynchronous Clocks Each of the ATV750B(L) flip-flops may be clocked by its own clock product term or directly from Pin 1 (SMD Lead 2). This removes the constraint that all registers must use the same clock. Buried state machines, counters and registers can all coexist in one device while running on separate clocks. Individual flip-flop clock source selection further allows mixing higher performance pin clocking and flexible product term clocking within one design.
- A Full Bank of Ten More Registers The ATV750B provides two flip-flops per output logic cell for a total of 20. Each register has its own sum term, its own reset term and its own clock term.
- Independent I/O Pin and Feedback Paths Each I/O pin on the ATV750B has a dedicated input path. Each of the 20 registers has its own feedback terms into the array as well. This feature, combined with individual product terms for each I/O's output enable, facilitates true bi-directional I/O design.

Programming Software Support

As with all other Atmel PLDs, several third-party development software products support the ATV750B(L). Several third-party programmers support the ATV750B as well. Additionally, the ATV750B may be programmed to perform the ATV750(L)'s functional subset (no T-type flip-flops or pin clocking) using the ATV750(L) JEDEC file. In this case, the ATV750B becomes a direct replacement or speed upgrade for the ATV750(L). The ATV750(L) programming algorithm is different from the ATV750B algorithm. Choose the appropriate device in your programmer menu to ensure proper programming. Please refer to the *Programmable Logic Development Tools* section for a complete PLD software and programmer listing.

Synchronous Preset and Asynchronous Reset

One synchronous preset line is provided for all 20 registers in the ATV750B. The appropriate input signals to cause the internal clocks to go to a high state must be received during a synchronous preset. Appropriate setup and hold times must be met, as shown in the switching waveform diagram.

An individual asynchronous reset line is provided for each of the 20 flip-flops. Both master and slave halves of the flip-flops are reset when the input signals received force the internal resets high.

Security Fuse Usage

A single fuse is provided to prevent unauthorized copying of the ATV750B fuse patterns. Once the security fuse is programmed, all fuses will appear programmed during verify.

The security fuse should be programmed last, as its effect is immediate.






Erasure Characteristics


The entire memory array of an ATV750B is erased after exposure to ultraviolet light at a wavelength of 2537 Å. Complete erasure is assured after a minimum of 20 minutes exposure using 12,000 μ W/cm² intensity lamps spaced one inch away from the chip. Minimum erase time for lamps at other intensity ratings can be calculated from the minimum integrated erasure dose of 15 W-sec/cm². To prevent unintentional erasure, an opaque label is recommended to cover the clear window on any UV-erasable PLD which will be subjected to continuous fluorescent indoor lighting or sunlight.


Atmel CMOS PLDs


The ATV750B utilizes an advanced 0.65-micron CMOS EPROM technology. This technology's state-of-art features are the optimum combination for PLDs:


- · CMOS technology provides high-speed, low-power, and high noise immunity.
- EPROM technology is the most cos-effective method for producing PLDs surpassing bipolar fusible link technology in low cost, while providing the necessary reprogrammability.
- EPROM reprogrammability, which is 100% tested before shipment, provides inherently better programmability and reliability than one-time fusible PLDs.
















































Ordering Information

t _{PD} (ns)	t _{cos} (ns)	Ext. f _{MAXS} (MHz)	Ordering Code ⁽¹⁾	Package	Operation Range
7.5	6.5	95	ATV750B-7JC ATV750B-7PC	28J 24P3	Commercial (0°C to 70°C)
10	7	74	ATV750B-10JC ATV750B-10PC ATV750B-10SC	28J 24P3 24S	Commercial (0°C to 70°C)
			ATV750B-10JI ATV750B-10PI ATV750B-10SI	28J 24P3 24S	Industrial (-40°C to 85°C)
			ATV750B-10DM/883 ATV750B-10LM/883	24DW3 28LW	Military/883C (-55°C to 125°C) Class B, Fully Compliant
15	10	58	ATV750B-15JC ATV750B-15PC ATV750B-15SC	28J 24P3 24S	Commercial (0°C to 70°C)
			ATV750B-15JI ATV750B-15PI ATV750B-15SI	28J 24P3 24S	Industrial (-40°C to 85°C)
			ATV750B-15DM/883 ATV750B-15LM/883	24DW3 28LW	Military/883C (-55°C to 125°C) Class B, Fully Compliant
25	15	41	ATV750B-25JC ATV750B-25PC ATV750B-25SC	28J 24P3 24S	Commercial (0°C to 70°C)
			ATV750B-25JI ATV750B-25PI ATV750B-25SI	28J 24P3 24S	Industrial (-40°C to 85°C)
10	7	74	5962-88726 08 LA 5962-88726 08 3X	24DW3 28LW	Military/883C (-55°C to 125°C) Class B, Fully Compliant
15	9	58	5962-88726 09 LA 5962-88726 09 3X	24DW3 28LW	Military/883C (-55°C to 125°C) Class B, Fully Compliant

Notes: 1. All ordering codes are obsolete, please use ATF750C versions.



Ordering Information (Continued)

t _{PD} (ns)	t _{cos} (ns)	Ext. f _{MAXS} (MHz)	Ordering Code ⁽¹⁾	Package	Operation Range
15	9	92	ATV750BL-15JC ATV750BL-15PC ATV750BL-15SC	28J 24P3 24S	Commercial (0°C to 70°C)
			ATV750BL-15JI ATV750BL-15PI ATV750BL-15SI	28J 24P3 24S	Industrial (-40°C to 85°C)
			ATV750BL-15DM/883 ATV750BL-15LM/883	24DW3 28LW	Military/883C (-55°C to 125°C) Class B, Fully Compliant
25	15	37	ATV750BL-25JC ATV750BL-25PC ATV750BL-25SC	28J 24P3 24S	Commercial (0°C to 70°C)
			ATV750BL-25JI ATV750BL-25PI ATV750BL-25SI	28J 24P3 24S	Industrial (-40°C to 85°C)
15	9	92	5962-88726 11 LX 5962-88726 11 3X	24DW3 28LW	Military/883C (-55°C to 125°C) Class B, Fully Compliant

Notes: 1. All ordering codes are obsolete, please use ATF750C versions.

Using "C" Product for Industrial


To use commercial product for Industrial temperature ranges, down-grade one speed grade from the "I" to the "C" device (7 ns "C" = 10 ns "I") and de-rate power by 30%.

Package Type		
24DW3	24-lead, 0.300" Wide, Windowed, Ceramic Dual Inline Package (Cerdip)	
28J	28-lead, Plastic J-leaded Chip Carrier OTP (PLCC)	
28LW	28-pad, Windowed, Ceramic Leadless Chip Carrier (LCC)	
24P3	24-lead, 0.300" Wide, Plastic Dual Inline Package OTP (PDIP)	
24S	24-lead, 0.300" Wide, Plastic Gull Wing Small Outline OTP (SOIC)	


Packaging Information

24D3 - CerDIP

Dimensions in Millimeters and (Inches). Controlling dimension: Inches. MIL-STD 1835 D-9 Config A (Glass Sealed)



10/21/03



TITLE 24DW3, 24-lead, 0.300" Wide. Windowed, Ceramic Dual Inline Package (Cerdip)


DRAWING NO. REV. 24DW3


В





28J - PLCC





COMMON DIMENSIONS

(Unit of Measure = mm)

	•			
SYMBOL	MIN	NOM	MAX	NOTE
Α	4.191	_	4.572	
A1	2.286	_	3.048	
A2	0.508	_	_	
D	12.319	_	12.573	
D1	11.430	_	11.582	Note 2
Е	12.319	_	12.573	
E1	11.430	_	11.582	Note 2
D2/E2	9.906	_	10.922	
В	0.660	_	0.813	
B1	0.330	_	0.533	
е		1.270 TYF)	


Notes:

- 1. This package conforms to JEDEC reference MS-018, Variation AB.
- Dimensions D1 and E1 do not include mold protrusion.
 Allowable protrusion is .010"(0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line.
- 3. Lead coplanarity is 0.004" (0.102 mm) maximum.

10/04/01

		TITLE	DRAWING NO.	REV.
<u>Almei</u>	2325 Orchard Parkway San Jose, CA 95131	28J, 28-lead, Plastic J-leaded Chip Carrier (PLCC)	28J	В


28LW - LCC









24P3 - PDIP







Notes:

- 1. This package conforms to JEDEC reference MS-001, Variation AF.
- Dimensions D and E1 do not include mold Flash or Protrusion. Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").

COMMON DIMENSIONS

(Unit of Measure = mm)

(0: 0:)					
SYMBOL	MIN	NOM	MAX	NOTE	
Α	_	_	5.334		
A1	0.381	_	_		
D	31.623	_	32.131	Note 2	
Е	7.620	-	8.255		
E1	6.096	_	7.112	Note 2	
В	0.356	-	0.559		
B1	1.270	_	1.651		
L	2.921	-	3.810		
С	0.203	_	0.356		
eB	_	_	10.922		
eC	0.000	_	1.524		
е		2.540 T	TYP		

6/1/04


ı	
ı	4lmei
ı	All IIIEL
ı	<u> </u>
ı	

2325 Orchard Parkway San Jose, CA 95131

ITLE	
24P3, 24-lead (0.300"/7.62 mm Wide) Plastic Dual	
nline Package (PDIP)	

DRAWING NO. REV. 24P3 D

24S - SOIC



COMMON DIMENSIONS

(Unit of Measure = mm)

	`			
SYMBOL	MIN	NOM	MAX	NOTE
Α	_	_	2.65	
A1	0.10	_	0.30	
D	10.00	_	10.65	
D1	7.40	_	7.60	
Е	15.20	_	15.60	
В	0.33	_	0.51	
L	0.40	_	1.27	
L1	0.23	_	0.32	
е		1.27 BSC	:	

06/17/2002

2325 Orchard Parkway San Jose, CA 95131

TITLE 24S, 24-lead (0.300" body) Plastic Gull Wing Small Outline (SOIC) DRAWING NO. REV. 24S

В





Revision History

Revision Level – Release Date	History
J – July 2007	Obsoleted military-grade versions of the ATV750B/BL.



Headquarters

Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131 USA

Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

International

Atmel Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369 Atmel Europe

Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France

Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Product Contact

Web Site

www.atmel.com

Technical Support pld@atmel.com

Sales Contact

www.atmel.com/contacts

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2007 Atmel Corporation. All rights reserved. Atmel[®], logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.